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Fig. 2.  Multilevel converter realized with switching capacitor based 
voltage divider and analog multiplexer. 
paper, a novel switching capacitor based voltage divider is 
proposed to provide four alterable voltage levels with only 
four transistors, which offers more flexibility to optimize the 
design. GaN transistors have been selected as the switching 
device due to their resistance to single event upsets and, 
additionally, possibility to operate at high switching 
frequencies, which should decrease the weight and size of the 
envelope tracker. Two prototypes have been made, one with Si 
transistors and the other with GaN transistors, in order to 
compare the influence of these two technologies. The 
experiments were performed by tracking RF signals with 
bandwidth of 5MHz, while the maximum power was 40W. 
II. PROPOSED SOLUTION 
A. Structure of the proposed multilevel converter 
The proposed multilevel converter consists of a switching 
capacitor based voltage divider and an analog multiplexer. A 
simplified schematic is presented in Fig. 2. The voltage 
divider can provide four voltage levels, and two of these are 
fixed as Vin (V4) and Vin/2 (V2). In order to maintain the 
middle voltage V2 to be half of the input voltage, a flying 
capacitor is placed between two switching nodes A and B. In 
these nodes the voltage has a PWM shape and it changes 
between 0 and Vin/2 (node B) or between Vin/2 and Vin 
(node A). If a LC low pass filter is placed in these nodes an 
average voltage proportional to the duty cycle, D, can be 
obtained, just like in the case of a buck converter. Normally, 
in the case of the converters based on switching capacitors, the 
duty cycle is 50% [12]. But, in this solution this can be 
changed as it will be explained later. Thus, the four output 
voltage levels can be derived as D *Vin/2, Vin/2, (1+D) 
*Vin/2 and Vin. Obviously, those four voltage levels can be 
optimized for a higher overall efficiency with different duty 
cycle, which is a significant improvement comparing with the 
proposed solution in [12], where all the voltage levels are 
unalterable, proportional to the input voltage and obtained by 
combining two voltage dividers which increases the 
complexity of the system. 
In the multiplexer, SWi (i = 2, 3, 4) are the switches that 
turn on and off the corresponding voltage levels. The block 
diodes D2 to D4 are in series with SW2 to SW4, respectively, to 
avoid short circuiting of different voltage levels through the 
body diode of multiplexer transistors. As seen in Fig. 1(b), the 
power loss in the linear amplifier is proportional to the voltage 
difference between the output voltage of the multilevel 
converter and linear amplifier. It can be minimized if the 
voltage provided by the multilevel converter is close enough 
to the output voltage of the linear amplifier [13]. To realize 
this, the multiplexer is controlled to turn on and off these 
voltage levels depending on the characteristics of the envelope 
signals. Thus, it can supply the linear amplifier with voltage 
levels that are as close as possible to the output voltage of the 
linear amplifier. Since the multiplexer operates each switch 
only when the signal envelope crosses certain threshold level, 
its switching frequency is much lower than that in the 
traditional PWM multilevel converter. In this way, the 
proposed solution has a potential to achieve a higher tracking 
bandwidth applying relatively low switching frequency. 
In the proposed solutions, neither the voltage divider nor 
the analog multiplexer need precise control of its output 
voltage, because the linear amplifier that is put in series will 
perform the precise regulation, which means convenient open 
loop control can be adopted. 
B. Power loss model  
A detailed power loss model of the proposed structure is 
implemented to optimize all the design parameters for the 
highest efficiency. By combining the power loss model with 
the probability function of the transmitted signal ρ, the overall 
efficiency can be modelled precisely. 
The power losses of the switching capacitor based voltage 
divider consist of three parts: 
1. the switching losses in the employed transistors; 
2. the power losses in the LC filter; 
3. power losses in the switching capacitors.  
The first two power loss mechanisms can be easily 
described as in the case of a fast-switching buck converter 
[15], and only the third mechanism will be analyzed in details 
in this paper. 
The equivalent circuit of the voltage divider is illustrated 
in Fig. 3 (a), where I1, I2, I3 are the average currents of 
correspond voltage levels. When Q1 and Q3 turn on, Cfly is 
connected in parallel with Cu, otherwise, Cfly is connected with 
Cd, as shown in Fig.3 (b) and Fig.3 (c), respectively. Therefore, 
when Q1 and Q3 are on, the currents in Cu, Cd and Cfly can be 
expressed as : 
 _ 1 2( ) /( )cu on u fly u dI I I C C C C= + ⋅ + +  (1)  
 _ 1 2( ) /( )cd on d fly u dI I I C C C C= + ⋅ + +  (2)  
 _ 1 2( ) /( )cfly on fly fly u dI I I C C C C= + ⋅ + +  (3)  
And when Q1 and Q3 are off, the currents in Cu, Cd and Cfly 
can be expressed as : 
 _ 2 3( ) /( )cu off u fly u dI I I C C C C= + ⋅ + +  (4)  
 _ 2 3( ) /( )cd off d fly u dI I I C C C C= + ⋅ + +  (5)  
 _ 2 3( ) /( )cfly off fly fly u dI I I C C C C= + ⋅ + +  (6)  
Therefore, the conduction loss in the switching capacitors 
can be derived as  
 2 2_ _ _[ (1 ) ]c con c on c off esrP D I D I R= ⋅ + − ⋅ ⋅  (7)  
For the transient when two capacitors or voltage source 
and one capacitor are connected together, the charge balance 
always exists. Here, we take the turn-on transient for example. 
And the power losses due to turn-off transient can be obtained 
accordingly. 
Before the switching transient, Cfly is connected in parallel 
with Cd, and it is switched to Cu when Q1 and Q3 turn on. 
Therefore, the charge through Cfly and voltage source can be 
expressed as:  
 cfly cu cdQ Q Q= +  (8)  
 vin cdQ Q=  (9)  
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Fig.3 Equivalent circuits of the voltage divider. 
 
As mentioned in [14], the inherent energy loss due to the 
voltage difference can be expressed as:  
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Where the subscripts 0+ and 0− indicate the instants right 
before and after the switching transient, respectively. 
As for the power losses in multiplexer and linear amplifier, 
the detail calculation can be found in [16]. Once the power 
losses of the complete converter have been modeled, the 
optimization algorithm can be started. Fig. 4 illustrates the 
theoretical efficiency of the proposed envelope amplifier for a 
64QAM signals. As seen, the overall efficiency decreases 
slightly when the switching frequency in voltage divider 
increases. Therefore, the switching frequency in the voltage 
divider can be increased for a smaller volume. Besides, since 
most of the power are consumed in the linear amplifier, the 
voltage levels that are provided to the linear amplifier are 
critical for the overall efficiency. In the case of a 64QAM 
signal, the highest efficiency always presents at duty cycle of 
0.4, regardless of the switching frequency in voltage divider. 
The relationships between the efficiency and the 
capacitance of Cu and Cfly are illustrated in Fig 5. As seen, 
large capacitance of Cu benefits the overall efficiency, but, it 
goes against the requirement of the small volume and weight 
in satellite application. Moreover, according to (5), the 
capacitance of Cfly affects the amplitude of conduction current 
through the transistors. The smaller capacitance of Cfly can 
decrease the conduction current, which reduces the switching 
losses, however, increases the conduction loss in Cu and Cd. 
Thus, the selection of Cfly should be a result of the 
optimization of the overall losses. 
 Fig.6 illustrates the efficiency depending on the ripple 
currents of L1 and L3, where ΔiL1 and ΔiL3 refer to the ratios of 
the ripple current and average current. As seen, the highest 
efficiency presents when ripple currents equal to two times of 
the average current. It is the condition for high side transistors 
to achieve zero current/voltage switching. 
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Fig. 4.  Efficiency of the envelope amplifier depending on the duty cycle and 
switching frequency in voltage divider, in the case of a 5MHz 64QAM signal. 
 



